# **Graphics ROM**


## **FEATURES**

- Mask programable storage providing 2048 x 8 bit words
- 16 bit on-chip address latch
- Memory map circuitry to place the 2K ROM page within a 65K memory area
- 8 bit tri-state bus with higher 8 bits driven to zero during read operations
- 11 bit, static address outputs for external memory
- Control signals for external memory: ENABLE R/W
- Bus drive capability, 1 TTL load and 100pf plus tri-state


### **OPERATING DESCRIPTION**


The device operates in three memory configurations. These configurations are selected via the input control signals.

- When SR1 has been pulsed negative, the memory is located at 12288 to 14335. The external memory is addressed at 14336 to 16383.
- When BUSAK has been pulsed negative, the memory is located at 0 to 2047. The external memory is addressed at 2048 to 4095.
- When BAR' and DWS' are pulsed positive, the memory will not respond to address bit 9 and address bit 10, which restricts the memory to 512 locations. The memory is now located from 0 to 511 relative to the current memory origin. The external mem-



ory is also addressable from 0 to 511 relative to its current origin. Configuration three may be released by applying a negative pulse on the SR1 input.





## ELECTRICAL CHARACTERISTICS

## Maximum Ratings\*

\* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.

### Standard Conditions (unless otherwise noted)

 $T_A = 0$ °C to +40°C  $V_{CC} = +4.85V - + 5.15V$   $V_{SS} = 0.0V$ 

Characteristic	Sym	Min	Тур	Max	Units	Conditions
DC CHARACTERISTICS						
Bus Inputs						
Input Logic Low	VIL	0		0.7	Volts	
Input Logic High	V <sub>IH</sub>	2.4	_	Vcc	Volts	
Input Leakage	I <sub>IL</sub>		_	10	μΑ	$V_{IN} = V_{CC}$
CPU BUS Outputs						
Output Logic Low	V <sub>OL</sub>	0		0.5	Volts	1 TTL Load
Output Logic High	V <sub>он</sub>	2.4	_	Vcc	Volts	+100pF
Address and Enable Outputs						
Output Logic Low	V <sub>OL</sub>	0	-	0.5	Volts	1 TTL Load
Output Logic High	V <sub>он</sub>	2.4	_	Vcc	Volts	+100pF
Supply Current						
V <sub>cc</sub> Current	Icc	_	_	150	mA	V <sub>cc</sub> = +5.25V @ 40°C
AC CHARACTERISTICS						
Bus Inputs	1				!	
Address Set Up	tas	300	_	_	ns	
Address Overlap	tao		50		ns	
Write Set Up	tws	300	-	_	ns	
Write Overlap	two	_	50	_	ns	
CPU BUS Outputs	İ			<b>1</b>		
Turn ON Delay	tda	_	_	300	ns	1 TTL Load
Turn OFF Delay	<b>t</b> do	_		200	ns	+100pF
Address and Enable Outputs						
Turn ON Delay	tad, ted, twd		_	200	ns	1TTL Load
Turn OFF Delay	teo	_	_	100	ns	+100pF

All delays measured between 2.2 Volts and 0.7 Volts test points